Seguir
Juan Carlos Saez
Juan Carlos Saez
Associate Professor of Computer Science, Complutense University of Madrid
Dirección de correo verificada de fdi.ucm.es - Página principal
Título
Citado por
Citado por
Año
HASS: A scheduler for heterogeneous multicore systems
D Shelepov, JC Saez Alcaide, S Jeffery, A Fedorova, N Perez, ZF Huang, ...
ACM SIGOPS Operating Systems Review 43 (2), 66-75, 2009
3482009
Survey of scheduling techniques for addressing shared resources in multicore processors
S Zhuravlev, JC Saez, S Blagodurov, A Fedorova, M Prieto
ACM Computing Surveys (CSUR) 45 (1), 1-28, 2012
2332012
Survey of energy-cognizant scheduling techniques
S Zhuravlev, JC Saez, S Blagodurov, A Fedorova, M Prieto
IEEE Transactions on Parallel and Distributed Systems 24 (7), 1447-1464, 2012
2102012
A comprehensive scheduler for asymmetric multicore systems
JC Saez, M Prieto, A Fedorova, S Blagodurov
Proceedings of the 5th European conference on Computer systems, 139-152, 2010
1942010
Maximizing power efficiency with asymmetric multicore systems
A Fedorova, JC Saez, D Shelepov, M Prieto
Communications of the ACM 52 (12), 48-57, 2009
1032009
Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems
JC Saez, D Shelepov, A Fedorova, M Prieto
Journal of Parallel and Distributed Computing 71 (1), 114-131, 2011
632011
Leveraging core specialization via OS scheduling to improve performance on asymmetric multicore systems
JC Saez, A Fedorova, D Koufaty, M Prieto
ACM Transactions on Computer Systems (TOCS) 30 (2), 1-38, 2012
582012
PMCTrack: Delivering performance monitoring counter support to the OS scheduler
JC Saez, A Pousa, R Rodriíguez-Rodriíguez, F Castro, M Prieto-Matias
The Computer Journal 60 (1), 60-85, 2017
462017
Contention-aware fair scheduling for asymmetric single-ISA multicore systems
A Garcia-Garcia, JC Saez, M Prieto-Matias
IEEE Transactions on Computers 67 (12), 1703-1719, 2018
372018
Operating system support for mitigating software scalability bottlenecks on asymmetric multicore processors
JC Saez, A Fedorova, M Prieto, H Vegas
Proceedings of the 7th ACM international conference on Computing frontiers …, 2010
372010
Towards completely fair scheduling on asymmetric single-ISA multicore processors
JC Saez, A Pousa, F Castro, D Chaver, M Prieto-Matias
Journal of Parallel and Distributed Computing 102, 115-131, 2017
342017
ACFS: A completely fair scheduler for asymmetric single-ISA multicore systems
JC Saez, A Pousa, F Castro, D Chaver, M Prieto-Matias
Proceedings of the 30th Annual ACM Symposium on Applied Computing, 2027-2032, 2015
302015
LFOC: A lightweight fairness-oriented cache clustering policy for commodity multicores
A Garcia-Garcia, JC Saez, F Castro, M Prieto-Matias
Proceedings of the 48th international conference on parallel processing, 1-10, 2019
182019
An OS-oriented performance monitoring tool for multicore systems
JC Saez, J Casas, A Serrano, R Rodríguez-Rodríguez, F Castro, ...
Euro-Par 2015 International Workshops: Revised Selected Papers, 697-709, 2015
162015
Evaluation of the intel thread director technology on an alder lake processor
JC Saez, M Prieto-Matias
Proceedings of the 13th ACM SIGOPS Asia-Pacific Workshop on Systems, 61-67, 2022
122022
Enabling performance portability of data-parallel OpenMP applications on asymmetric multicore processors
JC Saez, F Castro, M Prieto-Matias
Proceedings of the 49th International Conference on Parallel Processing, 1-11, 2020
122020
On the Interplay Between Throughput, Fairness and Energy Efficiency on Asymmetric Multicore Processors
JC Saez, A Pousa, AE De Giusti, M Prieto-Matias
The Computer Journal, 1-21, 2017
112017
Improving priority enforcement via non-work-conserving scheduling
JC Sáez, JI Gomez, M Prieto
2008 37th international conference on parallel processing, 99-106, 2008
112008
PBBCache: An open-source parallel simulator for rapid prototyping and evaluation of cache-partitioning and cache-clustering policies
A Garcia-Garcia, JC Saez, JL Risco-Martin, M Prieto-Matias
Journal of Computational Science 42, 101102, 2020
102020
Reuse detector: Improving the management of STT-RAM SLLCs
R Rodríguez-Rodríguez, J Díaz, F Castro, P Ibáñez, D Chaver, V Viñals, ...
The Computer Journal 61 (6), 856-880, 2018
92018
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20