NOVO David

Citado por

	Total	Desde 2020
Citas	1931	714
Índice h	24	15
Índice i10	58	22

160

120

200720082009201020112012201320142015201620172018201920202021202220232024202516 39 47 54 62 66 92 107 129 128 156 151 141 118 120 132 138 159 46

Acceso público

Ver todo

27 artículos

4 artículos

disponibles

no disponibles

Basado en requisitos de financiación

Coautores

Paolo IenneProfessor, EPFLDirección de correo verificada de epfl.ch
Liesbet Van der PerreKULeuvenDirección de correo verificada de kuleuven.be
Min LiNXP SemiconductorsDirección de correo verificada de nxp.com
Florent BruguierLIRMM, CNRS - University of MontpellierDirección de correo verificada de lirmm.fr
Abdoulaye GamatiéCNRS Senior ResearcherDirección de correo verificada de lirmm.fr
Lionel TORRESLIRMMDirección de correo verificada de lirmm.fr
Gilles SassatelliLIRMM CNRS / University of MontpellierDirección de correo verificada de lirmm.fr
Muhsen OwaidaMagic LeapDirección de correo verificada de magicleap.com
Nithin GeorgeIntel Corporation (previously, École Polytechnique Fédérale de Lausanne)Dirección de correo verificada de intel.com
Olivier SentieysProfessor, University of Rennes, IRISA, INRIA, FranceDirección de correo verificada de irisa.fr
Grace ZgheibAltera, an Intel companyDirección de correo verificada de altera.com
Ian O'ConnorEcole Centrale de LyonDirección de correo verificada de ec-lyon.fr
Maria MushtaqAssociate Professor at Telecom ParisDirección de correo verificada de telecom-paris.fr
Daniel MENARDINSA Rennes / IETR / Univ RennesDirección de correo verificada de insa-rennes.fr
Hadi Parandeh-AfsharQualcomm Technologies, Inc.Dirección de correo verificada de qti.qualcomm.com
Gabriel FalcaoProfessor of Electrical and Computer Engineering, FCTUC, University of Coimbra, IT, PortugalDirección de correo verificada de deec.uc.pt
Philip BriskUniversity of California, RiversideDirección de correo verificada de cs.ucr.edu
Francesco RegazzoniUniversity of Amsterdam and Università della Svizzera italianaDirección de correo verificada de alari.ch
Madhura PurnaprajnaPrincipal Member Technical Staff, AMD and Professor (on Sabbatical), P.E.S. UniversityDirección de correo verificada de pes.edu
Anastasiia Butko, PhD.Lawrence Berkeley National LaboratoryDirección de correo verificada de lbl.gov

Seguir

NOVO David

LIRMM,University of Montpellier, and CNRS

Dirección de correo verificada de lirmm.fr - Página principal

Computer Architecture Memory and Storage Systems Neuromorphic Computing Reconfigurable Computing Compiler Design


Título Ordenar por citas Ordenar por año Ordenar por título	Citado por Citado por	Año
Wear unleveling: Improving {NAND} flash lifetime by balancing page endurance X Jimenez, D Novo, P Ienne 12th USENIX Conference on File and Storage Technologies (FAST 14), 47-59, 2014	145	2014
Sleuth: Automated verification of software power analysis countermeasures AG Bayrak, F Regazzoni, D Novo, P Ienne Cryptographic Hardware and Embedded Systems-CHES 2013: 15th International …, 2013	100	2013
Hardware system synthesis from domain-specific languages N George, HJ Lee, D Novo, T Rompf, KJ Brown, AK Sujeeth, M Odersky, ... 2014 24th International Conference on Field Programmable Logic and …, 2014	93	2014
Selective spanning with fast enumeration: A near maximum-likelihood MIMO detector designed for parallel programmable baseband architectures M Li, B Bougard, EE Lopez, A Bourdoux, D Novo, L Van Der Perre, ... 2008 IEEE International Conference on Communications, 737-741, 2008	67	2008
Automatic application of power analysis countermeasures AG Bayrak, F Regazzoni, D Novo, P Brisk, FX Standaert, P Ienne IEEE Transactions on Computers 64 (2), 329-341, 2013	60	2013
Full-system simulation of big. little multicore architecture for performance and energy exploration A Butko, F Bruguier, A Gamatié, G Sassatelli, D Novo, L Torres, M Robert 2016 IEEE 10th international symposium on embedded multicore/many-core …, 2016	59	2016
A 200Mbps+ 2.14 nJ/b digital baseband multi processor system-on-chip for SDRs V Derudder, B Bougard, A Couvreur, A Dewilde, S Dupont, L Folens, ... 2009 Symposium on VLSI Circuits, 292-293, 2009	59	2009
Rethinking FPGAs: Elude the flexibility excess of LUTs with and-inverter cones H Parandeh-Afshar, H Benbihi, D Novo, P Ienne Proceedings of the ACM/SIGDA international symposium on Field Programmable …, 2012	56	2012
A coarse-grained array based baseband processor for 100mbps+ software defined radio B Bougard, B De Sutter, S Rabou, D Novo, O Allam, S Dupont, ... Proceedings of the conference on Design, automation and test in Europe, 716-721, 2008	53	2008
Retraining-based timing error mitigation for hardware neural networks J Deng, Y Fang, Z Du, Y Wang, H Li, O Temam, P Ienne, D Novo, X Li, ... 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 593-596, 2015	44	2015
Selective flexibility: Creating domain-specific reconfigurable arrays M Stojilović, D Novo, L Saranovac, P Brisk, P Ienne IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2013	39	2013
Revisiting and-inverter cones G Zgheib, L Yang, Z Huang, D Novo, H Parandeh-Afshar, H Yang, ... Proceedings of the 2014 ACM/SIGDA international symposium on Field …, 2014	38	2014
Sibyl: Adaptive and extensible data placement in hybrid storage systems using online reinforcement learning G Singh, R Nadig, J Park, R Bera, N Hajinazar, D Novo, J Gómez-Luna, ... Proceedings of the 49th Annual International Symposium on Computer …, 2022	36	2022
Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor D Novo, W Moffat, V Derudder, B Bougard IEEE Workshop on Signal Processing Systems Design and Implementation, 2005 …, 2005	34	2005
Flash-cosmos: In-flash bulk bitwise operations using inherent computation capability of nand flash memory J Park, R Azizi, GF Oliveira, M Sadrosadati, R Nadig, D Novo, ... 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), 937-955, 2022	33	2022
Optimizing near-ML MIMO detector for SDR baseband on parallel programmable architectures M Li, B Bougard, W Xu, D Novo, L Van Der Perre, F Catthoor Proceedings of the conference on Design, automation and test in Europe, 444-449, 2008	33	2008
Design space exploration of LDPC decoders using high-level synthesis J Andrade, N George, K Karras, D Novo, F Pratas, L Sousa, P Ienne, ... IEEE Access 5, 14600-14615, 2017	32	2017
Phoenix: Reviving MLC blocks as SLC to extend NAND flash devices lifetime X Jimenez, D Novo, P Ienne 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 226-229, 2013	31	2013
Hermes: Accelerating long-latency load requests via perceptron-based off-chip load prediction R Bera, K Kanellopoulos, S Balachandran, D Novo, A Olgun, ... 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), 1-18, 2022	29	2022
Making domain-specific hardware synthesis tools cost-efficient N George, D Novo, T Rompf, M Odersky, P Ienne 2013 International Conference on Field-Programmable Technology (FPT), 120-127, 2013	29	2013

El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.

Artículos 1–20

Citas por año

Citas duplicadas

Citas combinadas

Añadir coautoresCoautores

Seguir

Citado por

Coautores