Teresa Riesgo
Teresa Riesgo
Universidad Politecnica de Madrid / Ministerio de Ciencia, Innovación y Universidades
Dirección de correo verificada de upm.es
Título
Citado por
Citado por
Año
Concurrent and simple digital controller of an AC/DC converter with power factor correction based on an FPGA
A de Castro, P Zumel, O García, T Riesgo, J Uceda
IEEE Transactions on Power Electronics 18 (1), 334-343, 2003
2002003
Design methodologies based on hardware description languages
T Riesgo, Y Torroja, E De la Torre
IEEE Transactions on Industrial electronics 46 (1), 3-12, 1999
1211999
A modular architecture for nodes in wireless sensor networks.
J Portilla, A De Castro, E De La Torre, T Riesgo
J. UCS 12 (3), 328-339, 2006
922006
Smart parking service based on wireless sensor networks
J Yang, J Portilla, T Riesgo
IECON 2012-38th Annual Conference on IEEE Industrial Electronics Society …, 2012
912012
Embedded runtime reconfigurable nodes for wireless sensor networks applications
YE Krasteva, J Portilla, E de la Torre, T Riesgo
IEEE Sensors Journal 11 (9), 1800-1810, 2011
752011
Wireless sensor network for environmental monitoring: application in a coffee factory
J Valverde, V Rosello, G Mujica, J Portilla, A Uriarte, T Riesgo
International Journal of Distributed Sensor Networks 8 (1), 638067, 2011
632011
Concurrent and simple digital controller of an AC/DC converter with power factor correction
P Zumel, A De Castro, O Garcia, T Riesgo, J Uceda
APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and …, 2002
622002
Using SRAM based FPGAs for power-aware high performance wireless sensor networks
J Valverde, A Otero, M Lopez, J Portilla, E De la Torre, T Riesgo
Sensors 12 (3), 2667-2692, 2012
582012
Virtex II FPGA bitstream manipulation: Application to reconfiguration control systems
YE Krasteva, E De La Torre, T Riesgo, D Joly
2006 International Conference on Field Programmable Logic and Applications, 1-4, 2006
572006
Adaptable security in wireless sensor networks by using reconfigurable ECC hardware coprocessors
J Portilla, A Otero, E de la Torre, T Riesgo, O Stecklina, S Peter, ...
International Journal of Distributed Sensor Networks 6 (1), 740823, 2010
562010
Self-reconfigurable evolvable hardware system for adaptive image processing
R Salvador, A Otero, J Mora, E de la Torre, T Riesgo, L Sekanina
IEEE transactions on computers 62 (8), 1481-1493, 2013
552013
A fast emulation-based NoC prototyping framework
YE Krasteva, F Criado, E de la Torre, T Riesgo
2008 International Conference on Reconfigurable Computing and FPGAs, 211-216, 2008
512008
Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs
YE Krasteva, AB Jimeno, E de la Torre, T Riesgo
16th IEEE International Workshop on Rapid System Prototyping (RSP'05), 77-83, 2005
462005
Remote HW-SW reconfigurable wireless sensor nodes
YE Krasteva, J Portilla, JM Carnicer, E De La Torre, T Riesgo
2008 34th Annual Conference of IEEE Industrial Electronics, 2483-2488, 2008
422008
Fault tolerance analysis and self-healing strategy of autonomous, evolvable hardware systems
R Salvador, A Otero, J Mora, E de la Torre, L Sekanina, T Riesgo
2011 International Conference on Reconfigurable Computing and FPGAs, 164-169, 2011
392011
Dreams: A tool for the design of dynamically reconfigurable embedded and modular systems
A Otero, E de la Torre, T Riesgo
2012 International Conference on Reconfigurable Computing and FPGAs, 1-8, 2012
382012
A reconfigurable fpga-based architecture for modular nodes in wireless sensor networks
J Portilla, T Riesgo, A De Castro
2007 3rd Southern Conference on Programmable Logic, 203-206, 2007
372007
Fpga-based high-performance embedded systems for adaptive edge computing in cyber-physical systems: The artico3 framework
A Rodríguez, J Valverde, J Portilla, A Otero, T Riesgo, E De la Torre
Sensors 18 (6), 1877, 2018
342018
Ultra low power FPGA-based architecture for Wake-up Radio in Wireless Sensor Networks
V Rosello, J Portilla, T Riesgo
IECON 2011-37th Annual Conference of the IEEE Industrial Electronics Society …, 2011
342011
Reconfigurable hardware architecture of a shape recognition system based on specialized tiny neural networks with online training
F Moreno, J Alarcón, R Salvador, T Riesgo
IEEE Transactions on Industrial Electronics 56 (8), 3253-3263, 2009
322009
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20