Yongjune Kim
Yongjune Kim
Assistant Professor, DGIST
Correu electrònic verificat a dgist.ac.kr - Pàgina d'inici
Títol
Citada per
Citada per
Any
Memory device and memory programming method
JH Kim, KL Cho, DH Chae, YJ Kim
US Patent 7,924,624, 2011
1132011
Memory device and memory programming method
JH Kim, KL Cho, YJ Kim, DH Chae
US Patent 8,059,467, 2011
1122011
Non-volatile memory device, memory card and system, and method determining read voltage by comparing referenced program data with comparative read data
SH Song, J Kim, KL Cho, YJ Kim, JJ Kong, JH Kim
US Patent 8,773,922, 2014
1022014
Memory device and memory programming method
KL Cho, YD Park, JJ Kong, YJ Kim
US Patent 8,179,718, 2012
942012
Methods of performing error detection/correction in nonvolatile memory devices
YJ Kim, J Kong, KL Cho
US Patent 8,595,601, 2013
772013
Encoding and/or decoding memory devices and methods thereof
JJ Kong, YJ Kim, JH Kim
US Patent 8,713,411, 2014
712014
Analytical guarantees on numerical precision of deep neural networks
C Sakr, Y Kim, N Shanbhag
International Conference on Machine Learning, 3007-3016, 2017
682017
Memory devices and encoding and/or decoding methods
YJ Kim, JH Kim, JJ Kong
US Patent 8,281,217, 2012
672012
Memory device and method of programming thereof
YJ Kim, KL Cho, JH Kim, JJ Kong, HR Son
US Patent 8,004,891, 2011
652011
Decoding method and memory system device using the same
JS No, B Shin, HS Park, YJ Kim, JH Kim, YH Lee, J Kong
US Patent 8,397,116, 2013
592013
Method of operating memory controller, and memory system, memory card and portable electronic device including the memory controller
EC Oh, JH Kim, YJ Kim, J Kong
US Patent 8,689,082, 2014
572014
Memory device and method of managing memory data error including determining verification voltages and changing threshold voltages based on a corrected error bit
YJ Kim, JH Kim, JJ Kong, KL Cho
US Patent 8,972,775, 2015
552015
PredictiveNet: An energy-efficient convolutional neural network via zero prediction
Y Lin, C Sakr, Y Kim, N Shanbhag
2017 IEEE international symposium on circuits and systems (ISCAS), 1-4, 2017
462017
Decoding apparatus for low-density parity-check codes using sequential decoding, and method thereof
S Kim, YJ Kim, JS No, S Lee, YH Kim, JY Ahn
US Patent 7,590,914, 2009
462009
Method of setting read voltage minimizing read data errors
YJ Kim, JH Kim, JJ Kong, HR Son, SH Song
US Patent 8,345,487, 2013
432013
Data storage system and device with randomizer/de-randomizer
YJ Kim, JJ Kong, JH Kim, KL Cho
US Patent 8,352,808, 2013
342013
Storage device having a non-volatile memory device and copy-back method thereof
YJ Kim, HR Son, S Choi, J Kong, Y Yim, J Kim, KL Cho, W Chang
US Patent 8,751,900, 2014
332014
Data Processing System Having ECC Encoding and Decoding Circuits Therein with Code Rate Selection Based on Bit Error Rate Detection
J Kim, YJ Kim, J Kong, SH Song
US Patent 20100241928A1, 2010
332010
Hierarchical decoding apparatus
JS No, BK Shin, SI Youn, JD Yang, JJ Kong, JH Kim, YJ Kim, KL Cho
US Patent 8,347,194, 2013
322013
Modulation coding for flash memories
Y Kim, BVKV Kumar, KL Cho, H Son, J Kim, JJ Kong, J Lee
2013 International Conference on Computing, Networking and Communications …, 2013
302013
En aquests moments el sistema no pot dur a terme l'operació. Torneu-ho a provar més tard.
Articles 1–20