Seguir
Pedro P. Carballo
Título
Citado por
Citado por
Año
Casse: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip
V Reyes, T Bautista, G Marrero, PP Carballo, W Kruijtzer
Euromicro Symposium on Digital System Design, 2004. DSD 2004., 476-483, 2004
472004
Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation
K Eshraghian, R Sarmiento, PP Carballo, A Núnez
Microprocessing and Microprogramming 32 (1-5), 75-82, 1991
311991
High speed primitives of hardware accelerators for DSP in GaAs technology
R Sarmiento, PP Carballo, A Núñez
IEE Proceedings G (Circuits, Devices and Systems) 139 (2), 205-216, 1992
261992
Programmable SoC platform for deep packet inspection using enhanced Boyer-Moore algorithm
A Domínguez, PP Carballo, A Núñez
2017 12th International Symposium on Reconfigurable Communication-centric …, 2017
182017
Scalable video coding deblocking filter FPGA and ASIC implementation using high-level synthesis methodology
PP Carballo, O Espino, R Neris, P Hernández-Fernández, TM Szydzik, ...
2013 Euromicro Conference on Digital System Design, 415-422, 2013
82013
Rapid-prototyping of high-performance RISC cores with VHDL
T Bautista, G Marrero, PP Carballo, A Nunez
Proceedings VHDL International Users' Forum. Fall Conference, 43-52, 1997
71997
ESL flow for a hardware H. 264/AVC decoder using TLM-2.0 and high level synthesis: a quantitative study
M Thadani, PP Carballo, P Hernández, G Marrero, A Núñez
VLSI Circuits and Systems IV 7363, 154-165, 2009
62009
Towards a low-cost processor architecture for multimedia
T Bautista, G Marrero, PP Carballo, A Núñez
XI Conference of Design of Integrated Circuits and Systems 647, 445-450, 1996
41996
VIPACES, Verification Interface Primitives for the Development of AXI Compliant Elements and Systems
A Sánchez-Peña, PP Carballo, L García, A Núñez
9th EUROMICRO Conference on Digital System Design (DSD'06), 305-312, 2006
32006
TCP/IP Packet Analyzer on a Zynq Platform
B Vega, P P. Carballo, P Hernández-Fernández, A Domínguez, A Núñez
Euromicro DSD/SEAA 2015, 2015
22015
Setting up a full-custom design environment on cadence for GaAs technology.
P Carballo, J Montiel, R Sarmiento, A Nunez
11994
Some results in GaAs processor design using LSI integrated circuits
A Núñez, R Sarmiento, PP Carballo
Microprocessing and Microprogramming 25 (1-5), 127-132, 1989
11989
Design and implementation of a tcp/ip packet filter and classifier ip block through high level synthesis
BV del Pino, PP Carballo, A Nuñez
IUMA, Institute for Applied Microelectronics, University of Las Palmas Gran …, 0
1
SoC FPGA-based Multichannel Data Acquisition System with Linux-Baremetal AMP for Applications in the Field of Astrophysics
SMM Hernández, PP Carballo, P Hernández-Fernández, DSM Guillén, ...
2023 38th Conference on Design of Circuits and Integrated Systems (DCIS), 1-6, 2023
2023
Design of SoC FPGA based controller to reduce shadow effects in photovoltaic installations
GS Quintana, PP Carballo, C Betancor
2023 38th Conference on Design of Circuits and Integrated Systems (DCIS), 1-6, 2023
2023
Control System Design Methodology for SoC FPGA
GS Quintana, PP Carballo, CB Martín
2023 3rd International Conference on Electrical, Computer, Communications …, 2023
2023
Low-cost Zynq FPGA SoC-based Data Acquisition System for Applications in the Field of Astrophysics
SM Medina-Hernández, PP Carballo, P Hernández-Fernández, ...
2023 3rd International Conference on Electrical, Computer, Communications …, 2023
2023
Deep Packet Inspection Through Virtual Platforms using System-On-Chip FPGAs
R León, A Domínguez, PP Carballo, A Núñez
2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS), 1-6, 2019
2019
Deep packet inspection through virtual platforms using system-on-chip FPGAs
SR León Martín, A Domínguez Hernández, PP Carballo, A Nunez
Institute of Electrical and Electronics Engineers (IEEE), 2019
2019
Implementation of scalable video coding deblocking filter from high-level SystemC description
PP Carballo, O Espino, R Neris, P Hernández-Fernández, TM Szydzik, ...
VLSI Circuits and Systems VI 8764, 52-61, 2013
2013
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20