Follow
David Mallasén Quintana
Title
Cited by
Cited by
Year
PERCIVAL: Open-Source Posit RISC-V Core with Quire Capability
D Mallasén, R Murillo, AA Del Barrio, G Botella, L Piñuel, M Prieto-Matias
IEEE Transactions on Emerging Topics in Computing 10 (3), 1241-1252, 2022
492022
Energy-Efficient MAC Units for Fused Posit Arithmetic
R Murillo, D Mallasén, AA Del Barrio, G Botella
2021 IEEE 39th International Conference on Computer Design (ICCD), 138-145, 2021
262021
Comparing different decodings for posit arithmetic
R Murillo, D Mallasén, AA Del Barrio, G Botella
Conference on Next Generation Arithmetic, 84-99, 2022
222022
Big-PERCIVAL: Exploring the Native Use of 64-Bit Posit Arithmetic in Scientific Computing
D Mallasén, AA Del Barrio, M Prieto-Matias
IEEE Transactions on Computers, 2024
72024
LiveChess2FEN: a Framework for Classifying Chess Pieces based on CNNs
D Mallasén Quintana, AA del Barrio García, M Prieto Matías
arXiv preprint arXiv:2012.06858, 2020
62020
PLAUs: Posit Logarithmic Approximate Units to Implement Low-Cost Operations with Real Numbers
R Murillo, D Mallasén, AA Del Barrio, G Botella
Next Generation Arithmetic: 4th International Conference, CoNGA 2023 …, 2023
52023
Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions
D Mallasén, R Murillo, AA Del Barrio, G Botella, L Piñuel, M Prieto–Matias
2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS), 01-06, 2022
52022
Integration of Posit Arithmetic in RISC-V Targeting Low-Power Computations
D Mallasén, R Murillo, AA Del Barrio, G Botella, M Prieto-Matias
2024 IEEE 24th International Conference on Nanotechnology (NANO), 352-357, 2024
2024
SUPERSONIC-V: deSarrollo de entornos virtUales Para dEspliegue de haRdware baSadO eN rIsC-V
AA del Barrio García, G Botella Juan, L Piñuel Moreno, C Roa Romero, ...
2023
PERCIVAL: Integrating Posit and Quire Arithmetic into the RISC-V Ecosystem
D Mallasén, R Murillo, AA Del Barrio, G Botella, L Piñuel, M Prieto-Matias
2023
PERCIVAL: Deploying Posits and Quire Arithmetic into the CVA6 RISC-V Core
D Mallasén, R Murillo, AA Del Barrio, G Botella, L Piñuel, M Prieto-Matias
Proceedings of the 20th ACM International Conference on Computing Frontiers …, 2023
2023
Comparing Different Decodings for Posit
D Mallasén, AA Del Barrio, G Botella
Next Generation Arithmetic: Third International Conference, CoNGA 2022 …, 2022
2022
Leveraging Posits for the Conjugate Gradient Linear Solver on an Application-Level RISC-V Core
D Mallasén Quintana
2022
Técnicas de aceleración para el reconocimiento de piezas de ajedrez
D Mallasén Quintana
Universidad Complutense de Madrid, 2020
2020
The system can't perform the operation now. Try again later.
Articles 1–14