Francisco J Cazorla

Citado por

	Total	Desde 2018
Citas	7232	2932
Índice h	46	28
Índice i10	140	87

780

390

195

585

2004200520062007200820092010201120122013201420152016201720182019202020212022202320 32 72 75 116 153 212 207 296 408 447 580 707 769 616 581 614 413 424 283

Acceso público

Ver todo

187 artículos

10 artículos

disponibles

no disponibles

Basado en requisitos de financiación

Coautores

Jaume AbellaBarcelona Supercomputing Center (BSC)Dirección de correo verificada de bsc.es
Mateo ValeroProfessor and director of the Barcelona Supercomputing CenterDirección de correo verificada de bsc.es
Eduardo QuiñonesSenior Researcher, Barcelona Supercomputing CenterDirección de correo verificada de bsc.es
Tullio VardanegaUniversity of Padua, Department of MathematicsDirección de correo verificada de unipd.it
Alex RamirezGoogleDirección de correo verificada de google.com
Miquel MoretoAssociate Professor at UPC and Team Leader at BSCDirección de correo verificada de ac.upc.edu
Roberto GioiosaPacific Northwest National LaboratoryDirección de correo verificada de pnnl.gov
Guillem BernatRapita Systems Ltd.Dirección de correo verificada de rapitasystems.com
Rizos SakellariouUniversity of Manchester, Department of Computer ScienceDirección de correo verificada de cs.man.ac.uk
Alper BuyuktosunogluIBM T. J. Watson ResearchDirección de correo verificada de us.ibm.com
Petar RadojkovićBarcelona Supercomputing CenterDirección de correo verificada de bsc.es
Liliana Cucu-GrosjeanResearcher, INRIA FranceDirección de correo verificada de inria.fr
Mario NemirovskyICREA Prof. at the Barcelona Supercomputer CenterDirección de correo verificada de nemirovskys.com
Mikel FernandezBarcelona Supercomputing CenterDirección de correo verificada de bsc.es
Emery D. BergerProfessor of Computer Science, University of Massachusetts AmherstDirección de correo verificada de cs.umass.edu
Sylvain GirbalTHALES Research and TechnologyDirección de correo verificada de thalesgroup.com
Christine RochangeUniversity of Toulouse, FranceDirección de correo verificada de irit.fr
Jörg MischeBCMtecDirección de correo verificada de bcmtec.com
Stefan MetzlaffDirección de correo verificada de metzlaff.io
Dr.-Ing. Mike GerdesQualcommDirección de correo verificada de qti.qualcomm.com

Seguir

Francisco J Cazorla

BSC and IIIA-CSIC

Dirección de correo verificada de bsc.es - Página principal

Computer Architecture. Real-Time Systems


Título Ordenar por citas Ordenar por año Ordenar por título	Citado por Citado por	Año
Hardware support for WCET analysis of hard real-time multicore systems M Paolieri, E Quiñones, FJ Cazorla, G Bernat, M Valero ACM SIGARCH Computer Architecture News 37 (3), 57-68, 2009	350	2009
Measurement-Based Probabilistic Timing Analysis for Multi-path Programs FJC Liliana Cucu-Grosjean, Luca Santinelli, Michael Houston, Code Lo, Tullio ... Proceedings of the 2012 24th Euromicro Conference on Real-Time Systems, 91-101, 2012	334	2012
Dynamically controlled resource allocation in SMT processors FJ Cazorla, A Ramirez, M Valero, E Fernández 37th International Symposium on Microarchitecture (MICRO-37'04), 171-182, 2004	240	2004
Merasa: Multicore execution of hard real-time applications supporting analyzability T Ungerer, F Cazorla, P Sainrat, G Bernat, Z Petrov, C Rochange, ... IEEE Micro 30 (5), 66-75, 2010	225	2010
An analyzable memory controller for hard real-time CMPs M Paolieri, E Quinones, FJ Cazorla, M Valero IEEE Embedded Systems Letters 1 (4), 86-90, 2009	205	2009
Proartis: Probabilistically analyzable real-time systems FJ Cazorla, E Quiñones, T Vardanega, L Cucu, B Triquet, G Bernat, ... ACM Transactions on Embedded Computing Systems (TECS) 12 (2s), 1-26, 2013	197	2013
Multicore resource management KJ Nesbit, M Moreto, FJ Cazorla, A Ramirez, M Valero, JE Smith IEEE micro 28 (3), 6-16, 2008	140	2008
WCET analysis methods: Pitfalls and challenges on their trustworthiness J Abella, C Hernández, E Quiñones, FJ Cazorla, PR Conmy, ... 10th IEEE International Symposium on Industrial Embedded Systems (SIES), 1-10, 2015	135	2015
Predictable performance in SMT processors: Synergy between the OS and SMTs FJ Cazorla, PMW Knijnenburg, R Sakellariou, E Fernandez, A Ramirez, ... IEEE Transactions on Computers 55 (7), 785-799, 2006	123	2006
A cache design for probabilistically analysable real-time systems L Kosmidis, J Abella, E Quinones, FJ Cazorla 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 513-518, 2013	122	2013
On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments P Radojković, S Girbal, A Grasset, E Quiñones, S Yehia, FJ Cazorla ACM Transactions on Architecture and Code Optimization (TACO) 8 (4), 1-25, 2012	113	2012
Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study F Wartel, L Kosmidis, C Lo, B Triquet, E Quinones, J Abella, A Gogonel, ... 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES …, 2013	101	2013
On the comparison of deterministic and probabilistic WCET estimation techniques J Abella, D Hardy, I Puaut, E Quinones, FJ Cazorla 2014 26th Euromicro Conference on Real-Time Systems, 266-275, 2014	91	2014
Kilo-instruction processors: Overcoming the memory wall A Cristal, OJ Santana, F Cazorla, M Galluzzi, T Ramirez, M Pericas, ... IEEE micro 25 (3), 48-57, 2005	91	2005
Upper-bounding program execution time with extreme value theory FJ Cazorla, T Vardanega, E Quiñones, J Abella 13th International Workshop on Worst-Case Execution Time Analysis, 2013	86	2013
Assessing the suitability of the NGMP multi-core processor in the space domain M Fernández, R Gioiosa, E Quiñones, L Fossati, M Zulianello, FJ Cazorla Proceedings of the tenth ACM international conference on Embedded software …, 2012	84	2012
Predictable performance in SMT processors FJ Cazorla, PMW Knijnenburg, R Sakellariou, E Fernández, A Ramirez, ... Proceedings of the 1st Conference on Computing Frontiers, 433-443, 2004	82	2004
parMERASA--multi-core execution of parallelised hard real-time applications supporting analysability T Ungerer, C Bradatsch, M Gerdes, F Kluge, R Jahr, J Mische, ... 2013 Euromicro Conference on Digital System Design, 363-370, 2013	80	2013
Adapting cache partitioning algorithms to pseudo-lru replacement policies K Kędzierski, M Moreto, FJ Cazorla, M Valero 2010 IEEE International Symposium on Parallel & Distributed Processing …, 2010	80	2010
Measurement-based worst-case execution time estimation using the coefficient of variation J Abella, M Padilla, JD Castillo, FJ Cazorla ACM Transactions on Design Automation of Electronic Systems (TODAES) 22 (4 …, 2017	78	2017

El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.

Artículos 1–20

Citas por año

Citas duplicadas

Citas combinadas

Añadir coautoresCoautores

Seguir

Citado por

Coautores